

Focus sur les activités fiabilité et Grand Gap

Présentation des projets en lien avec PROOF et perspectives pour une réflexion de structuration de l'écosystème électronique de puissance dans la région et en France

COS – PROOF 04.02.2021 @ LAAS-CNRS



Fabio.Coccetti@irt-saintexupery.com

Responsible of the "High Reliability" Center of Competence





OUTLOOK

- Introduction: Context and Objective
- Overview of WBG activities for Power Electronics
- Focus SICRET:
 - From PoF to better test, better Design, (and better manufacturing)
 - Identification and deployment of the R&T program (beyond Q101, JEDEC)
 - Focus on collaboration with LAAS
- Conclusion and Perspectives





IRT-Saint Exuperv Model

Cofinancé par les membres industriels & l'État dans le cadre du PIA*

*Le Programme d'investissements d'avenir



Catalyse → Accélération → Transfert





High Reliability Center of Competence: Overview

Bridging (COTS⁽¹⁾ based on) emerging technologies to harsh environment operation



(1) Semiconductors components (Deep Sub Micron (FDSOI, FinFET, 3D), WBG based transistor (GaN and SiC)...) and Electrochemical for energy sources/storage (Fuel cell, Li-X batteries, Supercapacitors); Assembly and packaging solution (High Power, High Density, High Frequency) SoC or SiP



High Reliability Center of Competence: Roadmap





OUTLOOK

- Introduction: Context and Objective
- Overview of WBG activities for Power Electronics
- Focus SICRET:
 - From PoF to better test, better Design, (and better manufacturing)
 - Identification and deployment of the R&T program (beyond Q101, JEDEC)
 - $\,\circ\,$ Focus on collaboration with LAAS
- Conclusion and Perspectives



Power Drive Systems



120

Courant de mode commun [dB μ A]

ħΠ

20



ft FRENCH 04/02/2021

* Example: Multiple-Stage Flying-Cap Three phases 70KW 540V GaN (144 series & parallel) PCB Embedded Inverter (with reduced CEM passive integration) → IRT-Projects: ePowerdrive

8

Integration in Complex Systems



SAINT EXUPERY

TECHNOLOGY



OUTLOOK

- Introduction: Context and Objective
- Overview of WBG activities for Power Electronics
- Focus SICRET:
 - From PoF to better test, better Design, (and better manufacturing)
 - Identification and deployment of the R&T program (beyond Q101, JEDEC)
 - Focus on collaboration with LAAS
- Conclusion and Perspectives





04/02/2021

FRENCH

INSTITUTES OF TECHNOLOGY

ħΤ

Need of reliability insight at semiconductor (die) level



T. Aichinger, et al., Microelectronics Reliability 80 (2018) 68-78.

How to discriminate between reversible (recovery) and not reversible phenomena (aging) !!



Lack of SC induced aging indicator !!



Need of reliability insight at semiconductor (die) level



T. Aichinger, et al., Microelectronics Reliability 80 (2018) 68-78.

How to discriminate between reversible (recovery) and not reversible phenomena (aging) !!



Need of reliability insight

i dan dan dir merende

minates +4,41 min→{-1,41

GATE OXIDE RELATED DRIFT: Causes indentification → Focus on the transition layer SiO₂/SIC Concentration (at. %)











Patent Number	: 5,506,421
Date of Patent:	Apr. 9, 1996
Patent No.:	US 6,246,076 B1
Date of Patent:	Jun. 12, 2001

WO 02/29900 A2 2002

The mechanism of defect creation and passivation at the SiC/SiO2 interface

Peter De ak1, Jan M Knaup1, Tam as Hornos2, Christoph Thill1, Adam Gali2 and Thomas Frauenheim1

1 Bremen 28334, Germany 2 Budapest H-1521, Hungary



3

Source: Europen project

(MobiSiC) on Nit improvement by passivation process (N2O, NO)

manual trigenest on





Influence of pre-conditioning on Vth measurement

- Currently available SiC MosFET devices present Vth instability.
- Without precaution, the inherent and "normal" Vth instability could blur Vth parameter drift related to device aging.

→ A robust Vth indicator is mandatory for reliability studies.

- We have optimized a Vth measurement technique that ensures:
 - independent of previous device normal-operation-history
 - almost perfectly reproducible Vth value, that is based on:
 - > device preconditioning-sequence

2/4/2021

14/02/202

NSTITUTES OF

> perfect measurements timing-control.



D. Tremouilles D. Hachem (PD-IRT)

 While standard measurement technique could lead to several hundred of mV Vth instability, depending on previous device operatingconditions, our technique reduces this variation to a few mV range.







>Influence of Tfloat





Influence of positive / negative stress

Pre-conditioning robustness against device "normal operation history"

Pre-conditionning Method with tfloat=0	∆V _{th-pos} Positive Stress of 20s	∆V _{th-neg} Negative Stress of 20s	V _{th} (V)
Positive only	77 mv	144 mV	3.19
Negative + Positive	1 mV	14 mV	3.15

FRENCH INSTITUTES OF ħΤ TECHNOLOGY

04/02/2021



Influence of pre-conditioning on Vth measurement

> Open questions

- What is the real Vth behavior during application use case : with switching, with off time,...?
 What is permanent drift ?
 How hysteresis is evolving during use case ?
- What is impact of Vth variations on conduction (RDSon/leakage) and switching losses ?
- How this phenomenon affects behavior of components in parallel or in series?
 Is Vth the proper parameter for selection of components used in parallel?



D. Tremouilles D. Hachem (PD-IRT)

16





Need of reliability insight



SAINT EXUPERY



T. Aichinger, et al., Microelectronics Reliability 80 (2018) 68-78.



Lack of SC induced aging indicator !!





Lack of SC induced aging indicator !!







04/02/2021

FRENCH INSTITUTES OF

TECHNOLOGY

ħτ

Need of Characterization Tools & Methods

PRECISE, REPRODUCEBLE, ROBUST





WANG *et al.*: TRAP ANALYSIS BASED ON LFN FOR SIC POWER MOSFETS UNDER REPETIT CIRCUIT STRESS



the SI/I2 at 10 Hz versus *I*ds for the fresh device, 200 and 500 SC cycles device, respectively.



WBG Projects



> Future electrification technologies will require drastic improvements of power electronics, with higher power density & efficiency, but without negative impact on Reliability.

- SiC Wide Bang Gap (WBG) technologies will be key enablers thanks to their higher electrical performances (at 1200V toward 3300V)
- ► However not enough knowledge and standards test allowing their introduction exist → High Risks !!! 04/02/2021

ħΤ





FRENCH

ħτ

INSTITUTES OF

TECHNOLOGY

21



OUTLOOK

- Introduction: Context and Objective
- Overview of WBG activities for Power Electronics
- Focus SICRET:
 - From PoF to better test, better Design, (and better manufacturing)
 - Identification and deployment of the R&T program (beyond Q101, JEDEC)
 - Focus on collaboration with LAAS
- Conclusion and Perspectives















SAINT EXUPERY,

04/02/2021

INSTITUTES OF

Establish a reference body of knowledge (database DUT for Automotive usage profile) of

Qualification Test plan Definition (Proposal)

Guidelines definition (SOA, Design rules, ...)



At <u>Power Module</u> level including other studies/tests.

- Low pressure, humidity,
- Thermal management (power cycling, temperature cycling)
- EMC emission/immunity

Enhanced by the collaboration with STM (associate Partner of the project)



SiCRET -

Source: ST Microelectronics







- > GaN Wide Bang Gap (WBG) technologies will be key enablers
- ➤ However not enough knowledge NOR "proven-in-use" and standards test allowing their introduction exist → High Risks !!!



GaNRET GaN (Power Transistor) Reliability Evaluation for Transport

Project Set-up Team:



TENTATIVE: BUDGET: TBD M€ - DURATION: 36MM Start Date: 2021-Q2

Main Challenges:

26

- PoF <u>not-well understood</u> / established
- Panoply of (<u>not mature</u>) technologies (e/d mode)
- Design rules and test protocol for advanced (embedded) packaging





***** Application domain:



Project Rational:





BARNY MACHINES.



FRENCH

INSTITUTES OF

TECHNOLOGY.

VEDECOM



Major Challenges wrt SiC

Lack of standard packaging



* JEDEC Dynamic High Temperature Operating Life (DHTOL) -> JEP180 (Fevrier 2020)

POWER GAN SUPPLY CHAIN & BUSINESS MODEL



Normally-on Normaily-o start barrentinger of the (a) (c)(d) Schottly Gate contast Dyne, The lat distant. Sec. 1000 Reinstein Ballestrate Bulliostager (D) Public and HAR PARTY MURIERS Survey Main Marriel Ma related Sale contactor All all Artist Sec. -Ballie Bubebata Baladashi Entertrate

Many technological choices

Fig. 5. Schematic of people's configurations for memory-of an analy-off ACAAGAH HEXPE; Suft - standard memoly-on HEXPE speech wet Schemating pare (a) performance gate (a). The second state of the second state o

The landscape is populated by many providers (SME often fabless) using large foundries with established Silicon legacy !









Exploitation and Lighthouse Activities

- Consolidation of a reliability and risk assessment tool (capitalization)
- Structuring National reliability network (CFF, NRTW, ...)
- **Supporting** international standardization (JEDEC, EIC, JEITA, ...)
- Connecting with major international players/networks (AEC, ECPE, CPES, ...)





CONCLUSIONS





Acknowledgements

Project: ePowerdrive, Integration, Feline, SiCRET











Merci de votre attention

© IRT AESE "Saint Exupéry" - All rights reserved Confidential and proprietary document. This document and all information contained herein is the sole property of IRT AESE "Saint Exupéry". No intellectual property rights are granted by the delivery of this document or the disclosure of its content. This document shall not be reproduced or disclosed to a third party without the express written consent of IRT AESE "Saint Exupéry". This document and its content shall not be used for any purpose other than that for which it is supplied. IRT AESE "Saint Exupéry" and its logo are registered trademarks.

