



**HAL**  
open science

# Study of GaN HEMTs Robustness to Application-Like, Software-Controlled Overshoots Emulating Different Gate Routings in Original 50 Ohms Environment

Ludovic Roche, David Trémouilles, Emmanuel Marcault, Corinne Alonso

## ► To cite this version:

Ludovic Roche, David Trémouilles, Emmanuel Marcault, Corinne Alonso. Study of GaN HEMTs Robustness to Application-Like, Software-Controlled Overshoots Emulating Different Gate Routings in Original 50 Ohms Environment. Workshop on Wide Bandgap Power Devices & Applications (WiPDA) 2023, Dec 2023, Charlotte (North Carolina), United States. 10.1109/WiPDA58524.2023.10382216 . hal-04239100

**HAL Id: hal-04239100**

**<https://laas.hal.science/hal-04239100>**

Submitted on 12 Oct 2023

**HAL** is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

# Study of GaN HEMTs Robustness to Application-Like, Software-Controlled Overshoots Emulating Different Gate Routings in Original 50 Ohms Environment

Ludovic Roche<sup>\*†‡</sup>, David Trémouilles<sup>\*</sup>, Emmanuel Marcault<sup>†</sup>, Corinne Alonso<sup>\*</sup>

<sup>\*</sup>LAAS-CNRS, Université de Toulouse, CNRS, UPS, Toulouse, France

<sup>†</sup>CEA Occitanie, Toulouse, France

<sup>‡</sup>ludovic.roche@laas.fr

**Abstract**—In the field of transient tolerance tests, few studies have been conducted on gate voltage spikes of GaN HEMT components. A parametric generation of such overvoltage either implies precise and tedious hardware gate circuitry design, or require some simplification of the waveform making it less representative of actual and practical cases.

Such tests will be easier to conduct thanks to the original 50 Ohms environment setup proposed in this work. This original test bench improves usual measurement bandwidths. It also allows spatial isolation of a tested device with its driver and power circuits (e.g. over one meter), limiting their complex interactions.

As a first demonstration of the setup capability, the breakdown overvoltage of a p-GaN HEMT is determined. Several gate voltage overshoots as high as twice the DUT nominal rating are then demonstrated not to degrade the tested device. Moreover, allowing such overshoots may enable to significantly reduce switching losses.

**Index Terms**—GaN, Overshoot, Transient, Spike, Departed Control, 50 Ohm Environment, Robustness, characterization

## SYMBOL DEFINITION

- $s$  is the Laplace variable;
- $f(s)$  is the Laplace transform of  $f(t)$ ;
- $\bar{H}(t)$  is the Heaviside function;
- $H_T(t) = H(t - T)$ .

## I. INTRODUCTION

Wide BandGap (WBG) devices display better behavior than Si devices regarding power and volume efficiency for static converters. GaN High Electron Mobility Transistors (HEMTs) enable higher working frequencies and reduced switching losses. Thus, smaller passive components are needed as filters in power applications. However, fast switching tend to trigger parasitic oscillations in both gate and drain circuitry. These oscillations result from the complex interaction of the inductive and capacitive behaviors of the components, circuits, and parasitics. They can lead to energy losses and failures. Equivalent models are proposed in literature [1], but identification

of their parameters from actual PCBs is complex. Therefore, precisely predicting oscillations is much more difficult than modeling experimental ones. In particular, overvoltage studies require the generation of reproducible, precisely controlled and measurable OVSs. This entails either tedious PCB design, or the use of simpler waveforms, making them less representative of actual cases.

This work presents a generic characterization-setup design with full control of a power component state and its circuit parasitics. To do so, concepts from the radiofrequency transmission line model, and their application to move away a GaN HEMT from its command and power circuits are presented. A setup achieving high-frequency bandwidth is proposed along with its theoretical analysis. Several OVS robustness tests are conducted as a demonstration of the performances of the setup.

In section II, the origins and typical waveforms of gate OverShoots (OVSs) are explored and compared to the existing literature of OVS robustness studies. The proposed setup and the underlying theoretical background is presented in section III. Experimental results are discussed in section IV.

## II. GAN HEMT'S GATE OVERVOLTAGES: ORIGINS, CHARACTERIZATION, CONSEQUENCES

Several phenomena can lead gate-source (or source sensing, if applicable) to hazardous voltage ringing and overshoots. Depending on the amplitude of the oscillations, the component is degraded at varying speeds [2]. An application-scale consequence is the false turn-off; upon switching on, the gate voltage oscillates lower than its threshold, causing undesired, partial switching [3].

Firstly is discussed typical origins and waveforms of gate OVS. Then, in the second part is a review of existing gate OVS robustness characterization methods.

### A. Origins and Consequences of Gate Overshoots

GaN transistors feature intrinsic fast switching speed and excellent radiation tolerance. However, while fast transient are beneficial regarding the decrease of switching losses, the

This work was supported by the LAAS-CNRS PROOF platform, partly financed by the Occitanie region.




Fig. 1: A typical copper track section on a FR4 power PCB.  $H = 1.5$  mm,  $S = 0.15$  mm,  $W = 0.2$  mm,  $T = 35$   $\mu$ m.  $\epsilon_r = 4.5$ ,  $\epsilon_{r, effective} = 2.20$ .  $S$  and  $W$  are defined accordingly to EPC GaNs gate pads.




Fig. 2: Simulation: influence of the length of the gate copper track, time shifted for visual clarity. The modeled track is described in Fig. 1. Without parasitics,  $V_g = V_{in}$ .

parasitic RLC of the surrounding circuits are all the more excited by the high frequency content of the waveforms, creating oscillations jeopardizing the components.

Copper tracks alone provide enough inductance to create oscillations. A typical copper track section is presented in Fig. 1. According to [4], this section creates a linear inductance  $L_l = 0.4$  nH mm<sup>-1</sup>.

As an example, the effects of the length of the copper track between a typical driver and a p-GaN HEMT GS-065-004-1-L gate are simulated in Fig. 2; the longer the track, the higher its inductance and the higher the perturbation on the gate signal. Indeed, the track inductance resonates with the transistor gate-capacitance, creating oscillations that can be modeled by a 2<sup>nd</sup> or 4<sup>th</sup> order oscillator [1]. This is the reason why it is common to reduce the length of copper tracks to achieve better signal [5].

Furthermore, gate signal distortions may have many other origins like radiated coupling of adjacent tracks, especially power signal tracks. Perturbations from other parts of a circuit can also propagate through power supplies and tracks. These perturbations can in turn resonate with the presented equivalent LC circuitry.

## B. Robustness Characterization

Since overshoots can occur in the most common converter designs, as shown in Part. II-A, it is essential to quantify the robustness of GaN HEMTs to those overshoots.

Several setups allow studying GaN gate robustness.

DC studies are the most straightforward to conduct since LC elements does not interfere in this case. The gate DC Breakdown Voltage (BV) of GaN HEMTs is thus generally provided in all device datasheets.

He et al. [6] present a study between stepped DC and pulsed test, which progressively steps up a DC stress applied at 100 kHz, with 50% duty cycle, until failure.

A setup approaching the typical waveforms presented in Part. I was designed by Wang et al. [2] [7], to find that gate overshoot robustness can be fitted with both lognormal and Weibull distribution. This design lets an inductance be charged upon a controlled level, to then discharge it in the gate of a GaN transistor. The inductance and gate capacitance then produce ringing similar to the expected realistic waveform but around 0V.

OVS robustness studies are less common than DC ones due to the strong impact of the circuitry on the gate signals. To perform parametric testing, the waveforms applied must be precisely controlled, and there must be no parasitics due to, nor in the measurement path. Since only few millimeters of copper tracks suffice to create parasitics for fast transient signals, the resulting gate and measurement circuitry must be dense; its conception is therefore tedious. With GaN packages of different sizes and shapes, redesigning optimized test-PCBs can be time-consuming.

Moreover, while dense PCB design allows for the reduction of parasitic inductances, it makes impossible to apply an environmental stress to the device only, rising the need for robust and costly circuits for each device, and hampering any efforts to study GaN environmental reliability.

## III. PROPOSED 50 OHM SETUP

A common solution for parasitic management at any length of conductors is controlled impedance. This concept is based on transmission lines equations, which is standard in the field of radio-frequency.

The proposed 50 Ohms circuitry is presented in the following parts. The transmission line theory completely encompasses the lumped impedance approach developed in Part. II-A, but is fairly different in its calculations and reasoning. Therefore, it is presented in the following parts independently of the lumped-model approach.

### A. Transmission Lines: Selected Theoretical Elements

While lumped elements are a valid model for the propagation of electromagnetic signals in conductors of small length compared to the signal spatial wavelength, the tools provided by the transmission line model are valid for any length of cable.

A set of two conductors part of a current loop is defined by two main parameters in the transmission line model:




Fig. 3: Parameters of a transmission line and its environment.

- its characteristic impedance  $Z$ ;
- the travel time of an electromagnetic signal across the length of the conductor  $T_d$ .

A circuit containing a transmission line can be described with the following set of parameters, schematized in Fig. 3):

- the transmission line, defined by its  $Z$  and  $T_d$ ;
- the output impedance of the near-end side of the transmission line  $Z_{n-e}$ ;
- the input impedance of the far-end side of the transmission line  $Z_{f-e}$ .

These elements allow calculating the near-end and far-end reflection coefficients:

$$\mathcal{R}_{n-e}(s) = \frac{Z_{n-e}(s) - Z}{Z_{n-e}(s) + Z}; \quad \mathcal{R}_{f-e} = \frac{Z_{f-e}(s) - Z}{Z_{f-e}(s) + Z} \quad (1)$$

While  $Z$  is usually real, these coefficients can be complex depending on  $Z_{n-e}$  and  $Z_{f-e}$ . Note that a reflection coefficient is null only if the termination impedance is equal to the line impedance.

With these parameters, the system can be analyzed as such:

- By replacing the transmission line with its characteristic impedance  $Z$ , the voltage across  $Z$  is calculated. This voltage is the incident voltage wave  $V_{i,n-e}(t)H(t)$ ;
- This voltage wave travels across the transmission line. Upon arriving at the far-end, the voltage wave:

$$V_{i,f-e}(t) = V_{i,n-e}(t - T_d)H_{T_d}(t) \quad (2)$$

is reflected. The reflected wave is defined by:

$$\underline{V}_{r1,f-e} = \underline{V}_{i,f-e}\mathcal{R}_{f-e} \quad (3)$$

- This reflected voltage wave then travels back to the near-end and reaches it with a delay:

$$V_{r1,n-e}(t) = V_{r1,f-e}(t - T_d) \quad (4)$$

This wave is reflected as  $V_{r2,n-e}(t)$ , defined by:

$$\underline{V}_{r2,n-e} = \underline{V}_{r1,n-e}\mathcal{R}_{n-e} \quad (5)$$

- Subsequent calculations of reflections can be made following this method. If set as in Fig. 3, the same relations apply for current calculations.

- At any time, the apparent voltage is defined by the sum of all the voltage waves defined previously:

$$\begin{cases} V_{\text{tot},n-e}(t) = V_{i,n-e}(t)H(t) + \sum_{k=0}^{\infty} V_{rk,n-e}(t) \\ V_{\text{tot},f-e}(t) = V_{i,f-e}(t) + \sum_{k=0}^{\infty} V_{rk,f-e}(t) \end{cases} \quad (6)$$

- The DC analysis of the currents and voltages of the circuitry are obtained with an infinite number of rebounds that converge to a stationary DC state; thus, they do not depend on  $T_d$ . They can be obtained for any  $T_d$ , especially  $T_d = 0$ .

### B. Global Description and Functioning of the Setup

The proposed setup is presented in Fig. 4. Following are presented the parts of the setup: driver-side, power-side, measurements; and its advantages for efficient characterization.

1) *Driver side*: The gate of the DUT is interfaced with a  $50\Omega$  interconnection, and a voltage probe. The far-end of the gate  $50\Omega$  coaxial cable is connected to a  $50\Omega$ -output-impedance waveform generator, in order for the reflection coefficient (1) at this end to be null.

As illustrated in Fig. 5, for any incident voltage  $V_i(t)$  sent through the line by the generator, one reflection  $V_r(t)$  occurs on the DUT side and there is no further reflection on the generator, thanks to the null reflection coefficient on its side.

Applying the results of the previous section (III-A), the following parameters are defined:

- the cable is defined by its impedance  $Z_c = 50\Omega$  and delay  $T_c$ ;
- the input impedance of the DUT gate is  $Z_g$ , and the output impedance of the generator is  $Z_{\text{gen}} = 50\Omega$ ;
- the reflection coefficient on the DUT side of the cable is therefore:

$$\mathcal{R}_{\text{gate}} = \frac{Z_g - Z_c}{Z_g + Z_c} \quad (7)$$

Then, the two voltage waves present at any time at the DUT gate are:

- the generator incident voltage  $V_i$ , with a delay  $T_c$  created by the cable:

$$V_{i,\text{DUT}}(t) = V_i(t - T_c)H_{T_c}(t) \quad (8)$$

- and the reflected wave  $V_r$ , defined by  $\mathcal{R}_{\text{gate}}$  and  $V_{i,\text{DUT}}$ :

$$\underline{V}_{r,\text{DUT}} = \mathcal{R}_{\text{gate}}\underline{V}_{i,\text{DUT}} \quad (9)$$

These waves are represented in Fig. 4. The apparent voltage at the DUT gate is thus:

$$V_g(t) = V_{i,\text{DUT}}(t) + V_{r,\text{DUT}}(t) \quad (10)$$

Then, by combining (9) and (10):

$$\underline{V}_g = \underline{V}_{i,\text{DUT}}(1 + \mathcal{R}_{\text{gate}}) \quad (11)$$

Hence, any desired gate voltage can be obtained by generating the appropriate  $V_i$  defined by (11) and (7):




Fig. 4: Proposed 50 Ω setup. Each 50 Ω cable can be of arbitrary length, contrarily to the short critical paths.




Fig. 5: Gate circuitry model. With a Thevenin model for the waveform generator,  $V_i$  is generated with a  $2V_i$  voltage source.




Fig. 6: Drain voltage generator circuitry.

$$\underline{V_{i,DUT}} = \underline{V_g} \frac{Z_g + Z_c}{2Z_g} \quad (12)$$

Since  $Z_g$  is highly non-linear and, in some cases, depends on the power circuitry as well as the DUT intrinsic properties, (12) can be rewritten as:

$$\underline{V_{i,DUT}} = \frac{V_g + I_g Z_c}{2} \quad (13)$$

Since  $V_{i,DUT}$  is only a  $T_g$ -shifted  $V_i$ ,  $V_i$  is entirely defined by  $V_g$  and  $I_g$ . Moreover, with  $Z_c$  being real, (14) is similar in time-domain:

$$V_{i,DUT}(t) = \frac{V_g(t) + I_g(t)Z_c}{2} \quad (14)$$

The reproduction of an in-application measured ( $V_g$ ,  $I_g$ ) is thus possible with the proposed setup. While  $V_g$  is usually measurable on PCBs,  $I_g$  can be obtained through simulation, knowing  $V_g$ .

As displayed in Fig. 5, a  $Z_c$  Thevenin voltage source providing  $2V_i$  generates the appropriate  $V_i$  through the line.

In the following experiments, the theoretical  $V_i$  waveforms obtained by this method are synthesized thanks to a homemade generator. This waveform generator is currently in patenting process.

2) *Power side*: In the same way as in Part. III-B1, the drain of the DUT is connected to a cable of controlled impedance. This cable is terminated by the drain voltage generator, which is constituted of a high voltage source, a high value resistor  $R$ , a decoupling capacitor and an adaptation 50 Ω resistor. The drain voltage generator is represented in Fig. 6. This generator acts as a  $Z_c$ -adapted voltage source: the high resistor branch charges the capacitance and ensures the high-frequency stability of the voltage generator. Fast drain transients generated by the DUT are not reflected by the generator thanks to the capacitance and  $Z_c$  resistor.

The equivalent drain circuit is actually described by the same schematic as in Fig. 5, with  $Z_{DS}$  in place of  $Z_G$ . Eq. (14) can thus be rewritten as:

$$V_{i,DUT}(t) = \frac{V_{DS}(t) + Z_c I_{DS}(t)}{2} \quad (15)$$

Eq. 15 is equivalent to the circuitry in Fig. 7. Correspondence between Fig. 6 and Fig. 7 confirms that  $V = 2V_i$ . The power side circuitry thus behaves as in Fig. 7. Hence, even though the generator is departed, the drain-source voltage behaves as if commuting on an adjacent resistive charge.

3) *Critical signal paths*: In order to eliminate all parasitic, all copper tracks or cable must be of controlled impedance.




Fig. 7: Power side circuitry equivalent according to Fig. 6. As represented in Fig. 5,  $2V_i = V$ .

However, some signal paths must be as short as possible to prevent impedance discontinuity and unwanted signal rebounds. Those are marked with red crosses in Fig. 4.

- High value resistors, either for probing ( $R_p$ ) or injecting small currents ( $R$ ) must be as close to the main signal path as possible. If not, a signal travelling through the main line would be divided between its main track and this sub-path, with the sub-path termination not being adapted. Thus, rebounds would occur and be visible as parasitics on the main signal.
- Adaptation resistors must be connected directly to the ground. The rebounds and parasitic are as damped as the ground paths are short.
- For voltage probing, the voltage probe must be as close as possible to the main line termination. If not, the delay  $\delta T$  between the probe and the line termination would be apparent in the measurement. In this later case:

$$V_{\text{probe}} = V_{i,\text{DUT}}(t + \delta T) + V_{r,\text{DUT}}(t - \delta T) \quad (16)$$

4) *Experimental implementation and results:* Several measurements are made to extract data using the proposed setup.

- The voltage probe allows monitoring  $V_g$ . As displayed in Fig. 7 and demonstrated in the corresponding calculations, a cable  $Z_c$  adapted at its termination behaves like a  $Z_c$  resistor. Thus, the oscilloscope voltage is 
$$V_{\text{oscilloscope}} = \frac{50}{50 + R_p} V_{\text{GS}}$$
- The drain current probe is designed to keep the  $50 \Omega$  impedance and thus to avoid parasitic. Contrarily to the gate voltage probe that must be placed close to the gate, the position of the drain current probe on the line does not really matter.  $V_i$  is DC, so the time-shifting described by (16) only shifts the measurement in time without distorting it. This time-shift can be measured independently and compensated in the oscilloscope settings.
- The oscilloscope used for this series of experiment is a DSOS104A, with a 1 GHz bandwidth.

5) *Advantages of the setup; Parasitics:* By controlling the impedance of all interconnections, copper tracks inductances presented in part II-A are integrated in the calculations within the complete model of transmission lines. Therefore, there are no parasitics as long as the line impedance is controlled.




Fig. 8: Typical experimental waveforms applied to the gate to find its spike breakdown (22 V OVS). The drain switching energies are of  $3.3 \mu\text{J}$  (1) and  $0.6 \mu\text{J}$  (2).

However, electromagnetic coupling can still occur from the power side to the command side. This is prevented by only using well-defined, shielded sections, as in Fig. 1. These sections have a well-defined impedance and the current loop is very small, due to the proximity of all conductors.  $50 \Omega$  cables are shielded and bring very little to no parasitics. Clean signal paths of controlled impedance are straightforward to route in this application due to the permitted long track length and small number of tracks. The only remaining source of parasitics is the interconnections or welds; these are however as small as the signal path through the welding is short, thus actually creating very little to no parasitics.

#### IV. ROBUSTNESS TESTING

Measurements were conducted with the proposed circuitry and a homemade gate voltage generator.




Fig. 9: Experimental stress waveforms. The excellent repeatability and low parasitics level of the generated waveforms are in line with the developed theoretical elements.




Firstly, p-GaN HEMTs GS-065-004-1-L were submitted to a wide range of OVS, as displayed in Fig. 8, to find their approximate dynamic Breakdown Voltage  $BV_{dyn}$ . Their apparent gate-source resistance was measured with an ohmmeter (Keysight U1241C) before and after each stress. The resistance was not measurable by the ohmmeter for an unbroken device (over  $10\text{ M}\Omega$ ). The breakdown voltage was found to be around  $22\text{ V}$  OVS, after which the measured resistance was around  $7.5\text{ M}\Omega$ .


After determining the approximate 1-pulse  $BV_{dyn}$ , the gate of two p-GaN HEMTs GS-065-004-1-L were submitted to a series of three  $15\text{ V}$  OVS displayed in Fig. 9. The superposition of the three pulses show the excellent replicability of the stress.

To monitor the gate and its possible degradation, two indicators are used: gate leakage and gate threshold measurements. The corresponding measurements are respectively presented in Fig. 10a and Fig. 10b.

No degradation was detected in Fig. 10, thus showing the robustness of GaN HEMTs to at least few, short gate voltage OVS.



(a) Gate leakage monitoring, before and after stress.



(b) Gate threshold monitoring. The B1505 compliance was set to  $100\text{ mA}$ .

Fig. 10: Degradation monitoring on the gate. The chosen health monitoring parameters show no sign of degradation.

This result and the measured 1-pulse  $BV_{dyn}$  are coherent with Wang et al. [2], although with different gate OVS waveforms. The switching energies are much lower with voltage OVS, as displayed in Fig. 8; this is related to the higher  $dV/dt$  with overshoot waveforms, or the overshoot itself.

## V. CONCLUSION

This work develops theoretical tools to apply any given voltage or current on a power device gate through ordinary  $50\ \Omega$  cables. Similarly, the drain side circuit can be moved away (e.g. one meter).

As a demonstration, the spike breakdown voltage of a GaN gate was measured at four times the nominal gate voltage. A few stress waveforms as high as twice the DUT nominal rating have no measurable impact on the gate health.

This demonstration emphasizes the advantages of the setup: the interactions between the instrumentation circuitry and the DUT are suppressed, as well as parasitics.

Thus, this setup can be used for various testings, including long term gate reliability studies (e.g. repeated overshoots using realistic gate waveforms). Easier gate health monitoring is enabled, as well as gate signal optimization to achieve optimal switching in power converters.

Cable and tracks of any length can be used with the proposed setup. Especially, the use of long cables highly simplify environmental, thermal and wafer-level dynamic characterization.

## REFERENCES

- [1] J. P. Kozak, A. Barchowsky, M. R. Hontz, N. B. Koganti, W. E. Stanchina, G. F. Reed, Z.-H. Mao, and R. Khanna, "An Analytical Model for Predicting Turn-ON Overshoot in Normally-OFF GaN HEMTs," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 8, no. 1, pp. 99–110, Mar. 2020, conference Name: IEEE Journal of Emerging and Selected Topics in Power Electronics.
- [2] B. Wang, R. Zhang, H. Wang, Q. He, Q. Song, Q. Li, F. Udrea, and Y. Zhang, "Gate Lifetime of P-Gate GaN HEMT in Inductive Power Switching," in *2023 35th International Symposium on Power Semiconductor Devices and ICs (ISPSD)*, May 2023, pp. 20–23, iSSN: 1946-0201.
- [3] H. Ishibashi, A. Nishigaki, H. Umegami, W. Martinez, and M. Yamamoto, "An analysis of false turn-on mechanism on high-frequency power devices," in *2015 IEEE Energy Conversion Congress and Exposition (ECCE)*. Montreal, QC, Canada: IEEE, Sep. 2015, pp. 2247–2253. [Online]. Available: <http://ieeexplore.ieee.org/document/7309976/>
- [4] R. N. Simons, *Coplanar Waveguide Circuits, Components, and Systems*, 1st ed. Wiley, Mar. 2001. [Online]. Available: <https://onlinelibrary.wiley.com/doi/book/10.1002/0471224758>
- [5] J. Strydom, D. Reusch, S. Colino, and A. Nakata, "Using Enhancement Mode GaN-on-Silicon Power FETs (eGaN® FETs)."
- [6] J. He, J. Wei, S. Yang, Y. Wang, K. Zhong, and K. J. Chen, "Frequency- and Temperature-Dependent Gate Reliability of Schottky-Type p-GaN Gate HEMTs," *IEEE Transactions on Electron Devices*, vol. 66, no. 8, pp. 3453–3458, Aug. 2019, conference Name: IEEE Transactions on Electron Devices.
- [7] B. Wang, R. Zhang, H. Wang, Q. He, Q. Song, Q. Li, F. Udrea, and Y. Zhang, "Dynamic Gate Breakdown of p-Gate GaN HEMTs in Inductive Power Switching," *IEEE Electron Device Letters*, vol. 44, no. 2, pp. 217–220, Feb. 2023, conference Name: IEEE Electron Device Letters.