

# Fault Pathologies caused by Moore's Law, and Remedies

2011/07/03

Nobuyasu Kanekawa

Hitachi Research Laboratory,  
Hitachi, Ltd.


## Contents

1. Fault Pathologies caused by Moore's Law
2. Intra-Board Redundancy
3. On-chip Redundancy
4. Conclusions


## Contents

- 1. Fault Pathologies caused by Moore's Law**
2. Intra-Board Redundancy
3. On-chip Redundancy
4. Conclusions

# Trends in Failure Cause



# Moore's Law




## Integration of Semiconductor Causes

- Decrease Funnel Area (Reduce Error Rate)
- Decrease Critical Charge** (Increase Error Rate)
- Increase Error Rate in Overall

- Error Rate: x 1.5–2.0/Generation
- Memory Volume x  $n$  → # of Upset x  $n$

# Cosmic Neutron Induced SEU Mechanism



## Integration of Semiconductor Causes


Higher Clock Frequency

Consideration for Synchronization among Redundant Subsystems will be Indispensable


- Propagation Delay among Redundant Subsystems  
vs.
- Maintenance-ability (Replace-ability) of Redundant Subsystems




# Synchronization and Overhead



# Synchronization and Overhead



Signal Propagation Delay




Delay vs. Frequency

## Integration of Semiconductor Causes

- Higher Clock Frequency
- Lower Power Supply Voltage
  - Larger Noise Intensity
  - More Noise Sensitive

Consideration for Electro-Magnetic Disturbances  
(EMC, Power Integrity) will be Indispensable

- Terrestrial Neutron induced SEU's
- Synchronization Problem




Intra-Board Redundancy  
On-chip Redundancy


## Contents

1. Fault Pathologies caused by Moore's Law
- 2. Intra-Board Redundancy**
3. On-chip Redundancy
4. Conclusions


# Synchronization and Overhead



# Intra-Board Redundancy



# Immediate/Deferred Reconfiguration




Immediate Reconfig. : Simple, First-Aid Reconfiguration by Hardware  
Guarantee Function of Hardware

Deferred Reconfig. : Complex Reconfiguration by Software  
Simplify Hardware




# TPR Architecture


\*Triple Processor & check Redundancy



# Immediate/Deferred Reconfiguration




**Immediate Reconfiguration**



**Deferred Reconfiguration**



**FT-6100**  
TPR Architecture




**3500/FT**  
QPR Architecture

## Contents

1. Fault Pathologies caused by Moore's Law
2. Intra-Board Redundancy
- 3. On-chip Redundancy**
4. Conclusions



Integration of LSI → Needs for SEU Countermeasure  
→ Seeds for Multi-Core MPU

Electronic Control (Train Automotive)  
→ Needs for Dependability



**Safety Micro-controller (On-Chip Redundancy)**



# Safety Micro-Controller Prototype (FUJINE)



Process	0.35 $\mu$ m 5 Metal CMOS
Hard Macros	PLL x 2, RAM(40KB)
Random Logic	740k gates
Chip Size	14.75 mm <sup>2</sup>
Operating Frequency	60 MHz
Power Dissipation	2.6W @ 60MHz
Package	479pin BGA

# Safety Micro-Controller


1996 Frequency Logic(ATC-LSI)  
1999 Prototype (FUJINE)  
2006 Production Model





## Error Detection by Lock-Step Dual

- **Comparator Failure → Mis-Detection**
- **Correlated Error → Mis-Detection**




MPU: Micro-Processing Unit  
SC: Self-Checking, FS: Fail-Safe  
CMP: Comparator



# Self-checking Comparator



Test Pattern is Designed to Detect Crosstalk Failure

NG




All the Subcomponents are Good


# Effect Of Time Diversity





# Effect Of Time Diversity



(a) Macro Effect




(b) Micro Effect



Overall Effect

## Experimental Result



## Contents

1. Fault Pathologies caused by Moore's Law
2. Intra-Board Redundancy
3. On-chip Redundancy
- 4. Conclusions**

Integration of Semiconductor along with Moore's Law Causes;

- Terrestrial Neutron induced SEU's
- Synchronization Problem
- Electro-Magnetic Disturbance Sensitivity

Prospective Remedies;


- Intra-Board Redundancy
- On-chip Redundancy, and
- Consideration for Electro-Magnetic Disturbances (EMC, Power Integrity)

Reference includes Consideration for Electro-Magnetic Disturbances;

Kanekawa et al., "Dependability in Electronic Systems: Mitigation of Hardware Failures, Soft Errors, and Electro-magnetic Disturbances," Springer (2010)


ISBN-13: 978-1441967145

# Hitachi's Expertise in Dependability





# Hitachi's Approach for Dependability and Safety



**HITACHI**  
Inspire the Next

“安心と信頼の日立”

in Taiwan