Dependability Techniques for Networks on Chips

Tomohiro Yoneda National Institute of Informatics



Agenda

- 1. Basic notions on NoC
- 2. Dependable routing
 - Deadlock avoidance
 - On-line process
 - Off-line process
- 3. Challenges in NoCs
- 4. Conclusion



What's NoC?

 System-on-Chip with on-chip networks Communication is done by packet switching



IP: CPU/Accelerator Core NI: Network Interface R: Router

Existing Chips

- Intel
 - Polaris: 80 cores
 - SCC (Single-Chip Cloud Computer): 48 cores
- Tilera
 - TILE64: 64 cores
- LETI
 - FAUST: 20 cores
 - ALPI N: 9 cores
 - MAGALI : 15 cores









Node to node data communication

Step2: packet switching (continued)
Path selection: routing algorithm



deterministic routing algorithm \rightarrow fixed path for each src-dst pair

adaptive routing algorithm → dynamically selected path based on traffic or other information (path is fixed by a header flit)

deadlock should be avoided







How different is NoC?

	NoC	Computer Network
Communication latency	low	high
Network bandwidth	high	low-medium
Communication granularity	small	large
Reliability	high	low
Routing computation	simple hardware	software/complex hardware
Power consumption	restricted	not restricted
Network topology	simple/regular	complex











Routing Computation

- Implementation of a routing algorithm
 - Logic based RC
 - Small delay
 - Detour routings hard-wired
 - Used for simple routing algorithms
 - Routing table based RC
 - Relatively large delay
 - Easy to update and modify
 - Used for off-line approaches



Fault tolerance

 When a router goes faulty, a detour path should be taken





Dependable routing

- Assumptions
 - Distributed (decentralized) algorithms used
 - Faulty routers, links or cores are detected by the neighboring routers
 - Some packets may be lost before detour paths are taken
 - Affected packets should be discarded
- Important issue
 - Deadlock avoidance



Transient case

One way to discard affected packets





Possibility of deadlock!





Possibility of deadlock!







Deadlock avoidance

- Classical problem
 - Requirement for NoCs: simply implementable
- One approach
 - Restrict turns











国立情報学研究所

- Glass-Ni algorithm [FTCS23]
 - Based on Negative First alg.
 - Any moves allowed unless negative moves occur later
 - Special case handling



When only positive moves are needed





When only positive moves are needed







When only positive moves are needed













- Special cases: When a faulty node exists on a negative edge
 - Some of disallowed turns can be used without causing deadlock





No space for forming loops



Applying dependable routing

- Approaches
 - On-line process
 - Routing function is dynamically modified using faulty information that each router obtains
 - Off-line process
 - An off-line process that gathers faulty information among the whole routers is invoked when a faulty is detected somewhere







Logic based implementation

```
function [4:0] rc_org;
   input signed [(`ADR_RNG+1):0] x_off, y_off;
   input [`ADR_RNG:0] x_dst, y_dst;
   input [`ADR RNG:0] x cur, y cur;
   input NF, NCF, NEF;
   input SF, SEF;
   input EF, ERF, ENF;
   input WF, WNF;
  if ((x_off == 0) \&\& (y_off == 1) \&\& (NF == 0)) rc_org = 5'b00100;
   else if ((x_off == 0) \&\& (y_off == -1) \&\& (SF == 0)) rc_org = 5'b00001;
   else if ((y_off == 0) && (x_off == 1) && (EF == 0)) rc_org = 5'b00010;
   else if ((y_off == 0) && (x_off == -1) && (WF == 0)) rc_org = 5'b01000;
   else if ((mod(x_cur) == 1) \&\& (mod(x_dst) == 0) \&\& (y_off > 0) \&\&
                     ((WNF == 1) || (WF == 1))) \text{ rc_org} = 5'b00100;
   else if ((y_cur == 1) \&\& (y_dst == 0) \&\& (x_off > 0) \&\&
                     ((SEF == 1) || (SF == 1))) \text{ rc_org} = 5'b00010;
   else if ((mod(x_cur) == 0) \&\& (y_off \le 0) \&\& (SF == 1)) rc_org = 5'b00010;
   else if ((mod(x_cur) == 0) \&\& (y_off > 0) \&\& (x_off == 0)) begin
         if (NF == 1) rc org = 5'b00010; else rc org = 5'b00100;
   end
   else if ((y_cur == 0) \&\& (x_off \le 0) \&\& (WF == 1)) rc_org = 5'b00100;
   else if ((y_cur == 0) \&\& (x_off > 0) \&\& (y_off == 0)) begin
        if (EF == 1) rc_org = 5'b00100; else rc_org = 5'b00010;
   end
   else if ((x_off < 0) \&\& (y_off < 0)) begin
        if ((x_dst+1-x_cur == 0) \&\& (y_dst+1-y_cur == 0)) rc_org = 5'b01001;
        else if (x_dst+1-x_cur == 0) begin
           if (SF == 1) rc_org = 5'b01000; else rc_org = 5'b00001;
         end
        else if (y_dst+1-y_cur == 0) begin
          if (WF == 1) rc_org = 5'b00001; else rc_org = 5'b01000;
        end
         else rc_{org} = 5'b01001;
  end
      Notional Institute of Informatics
```

立情報 空研

```
else if ((x_off > 0) \&\& (y_off > 0)) begin
        if ((x_dst-1-x_cur == 0) \&\& (y_dst-1-y_cur == 0)) begin
          if ((NEF == 1) \&\& (ENF == 0)) \text{ rc_org} = 5'b00010;
          else if ((NEF == 0) \&\& (ENF == 1)) rc org = 5'b00100;
          else rc_org = 5'b00110;
        end
        else if (x dst-1-x cur == 0) begin
          if (NF == 1) rc_org = 5'b00010;
          else rc_org = 5'b00100;
        end
        else if (y_dst-1-y_cur == 0) begin
          if (EF == 1) rc_org = 5'b00100;
          else rc_{org} = 5'b00010;
        end
        else rc_{org} = 5'b00110;
 end
 else if ((x_off >= 0) \&\& (y_off <= 0)) begin
       if ((y_off == 0) && (ERF == 0)) rc_org = 5'b00010;
        else if (SF == 1) rc_org = 5'b01000; else rc_org = 5'b00001;
 end
 else if ((x_off \le 0) \&\& (y_off \ge 0)) begin
       if ((x_off == 0) \&\& (NCF == 0)) rc_org = 5'b00100;
        else if (WF == 1) rc_org = 5'b00001; else rc_org = 5'b01000;
 end
 else rc_org = 5'b0;
endfunction
```



- Logic based implementation
 - Complicated conditions make the routing computation circuit large
 - Critical path delay for some specific cases becomes large
 - Synchronous implementation
 - Large pipeline stage \rightarrow low clock frequency
 - Asynchronous implementation
 - Self-timed circuits
 - Performance depends on delays of the sub-circuits actually activated for the given cases







- Handling head flits takes longer time
 - Synchronous router
 - Unnecessary slacks are given for the other flits
 - Asynchronous router
 - Those flits can go quickly



Original algorithm assumes a single fault
Double-fault pattern cannot be handled, if



 I f any two neighboring rows or columns do not have faults, multiple faults can be tolerated









- Algorithms with different disallowed turns
 - different circuit delay
 - different fault-tolerance



- Routing table based approach [Fick, et al.: DATE'09]
 - Off-line process
 - When a new fault has been detected, the following steps are repeated, for each destination node
 - Flag transmission
 - Routing entry update



• A flag is initially sent from dest. node





Routers with valid dest. entry send flags





国立情報学研究所 2

All routing tables updated for (3,3)
Repeated for each dest. node





- Pros
 - Highly tolerant against multiple faults
- Cons
 - Off-line procedure needed for updating routing tables
 - It takes time
 - During the time, the new fault cannot be handled
 - Routing table based RC unit is relatively slow



Challenges in NoCs

- How to use redundancy for dependability
 - Duplication, TMR, etc. can be dynamically and easily configured
- How to map applications onto a NoCs
 - Flexible, but overhead in packet switching
 - Task allocation on CPU/Accel. cores
- How to implement efficient NoCs
 - Advanced technologies
 - 3D Topologies, Optical interconnects, ...
 - GALS (Globally Asynchronous Locally Synchronous)
 - fully asynchronous on-chip networks



Some of GALS systems

- LETI group
 - FAUST (ISSCC'07, JSSC'08)
 - ST 130nm, 20 nodes
 - SI SO OFDM and CDMA
 - MAGALI (ISSCC'10, NoCS'09)
 - ST 65nm, 15 nodes
 - MI MO 4G Telecom
- Our group
 - Automotive application



Background

- Demands for integrating more and more cores into a chip
 - Eg. Automotive electronic systems
 - More than 50 ECUs are used in an automobile
 - Many problems in connecting them
 - New approach
 - Centralized architecture where many ECUs are contained in one chip





























HILS (Hardware-In-The Loop-Simulation) System (plant models expressed by Simulink are executed in real-time on dedicated hardware)







Conclusion

- Techniques for dependable routing
 - Implementations of Deadlock-free Routing
 - Requirements different from conventional computer networks
 - On-line approach
 - logic based
 - low overhead
 - limited fault-tolerance
 - Off-line approach
 - routing table based
 - high fault-tolerance
 - relatively high overhead



Acknowledgment

- Many thanks to
 - Masashi Imai, Hiroshi Saito, Atsushi Matsumoto, Yuichi Nakamura, Naoya Onizawa
 - Daihan Wang, Chammika Mannakkara, Vijay Holimath
 - JST (Japan Science and Technology Agency)

