











	Research Questions								
RQ1	Can software-based mechanisms along with hardware exceptions enforce <i>fail silent/fail reporting</i> failure semantics for hardware faults that manifest as <i>single-bit errors</i> in instruction set architecture (ISA) registers and the data segment of main memory?								
RQ2	How does compiler optimization influence error coverage?								
RQ3	How does the implementation language influence error coverage?								
Johan Karlss	on IFIP WG 10.4, July 3, 2011	7							



















Compari	ison of ov	verhead	for TTR	FR
	Low cor optimiz	mpiler ation	High compiler optimization	
	No. of instructions	% overhead	No. of instructions	% overhead
Without TTR-FR	635	0%	245	0%
Manual C	2647	317%	943	285%
AspectC++ _{Opt}	3428	440%	973	297%
No. of instructions = Number of Target program: Brake-by-wire Fault tolerance technique: Trip Implementation techniques: M	of machine instructions e controller ele time redundant exe anual programming in	executed in one of cution and voting C and Aspect-orie	control loop with forward recovery ented programming u	✓ (TTR-FR) sing the optimized

(CHALMERS UNIVERSITY OF TECHNOLOGY								
Error coverage – TTR-FR (Triple Time Redundant execution with Forward Recovery)									
	Coverage	Over- head	No Effect	Corrected by Software	Detected by Software	Detected by HW Exception	Program Hang	Total Coverage	
	Low compiler optimization								
	Manual C	317%	34.5%	15.2%	0.9%	45.6%	0.2%	96.4%	
	AspectC++ _{Opt}	440%	33.2%	17.1%	0.5%	45.3%	0.3%	96.5%	
	High compiler optimization								
	Manual C	285%	34.2%	18.4%	1.3%	41.9%	0.1%	95.9%	
	AspectC++ _{Opt}	297%	32.6%	20.7%	1.7%	40.4%	0.2%	95.6%	
Error model: Single bit -flips in CPU registers and volatile main memory No. of injected errors for each program: 10.000									
	Johan Karlsson		Ι	FIP WG 10.4, J	uly 3, 2011			18	



-MERS or Itematuer Compai	rison of o	verhead	d for TR <i>I</i>	AM
	Low compiler High compiler optimization			mpiler zation
	No. of instructions	% overhead	No. of instructions	% overhead
Without TRAM	635	0%	245	0%
Manual C	1824	187%	689	181%
AspectC++ _{Opt}	2358	271%	746	204%
No. of instructions = Number of Target program: Brake-by-wire Fault tolerance technique: Dot	of machine instructions e controller uble time redundant ex	executed in one of ecution + 5 other	control loop error detection mech	anisms

CHALMERS UNIVERSITY OF TECHNOLOGY								
Error coverage – TRAM (Double time Redundant execution + 5 other mechanisms)								
Coverage	Over- head	No Effect	Corrected by Software	Detected by Software	Detected by HW Exception	Program Hang	Total Coverage	
Low compiler optimization								
Manual C	187%	33.3%	0%	21.5%	44.8%	0.3%	100%	
AspectC++ _{Opt}	271%	29.6%	0%	22.9%	47.4%	0.1%	100%	
High compiler optimization								
Manual C	181%	34,2%	0%	24.2%	40.4%	0.1%	100%	
AspectC++ _{Opt}	204%	30.6%	0%	30.9%	38.4%	0.2%	100%	
Error model: Single bit -flips in CPU registers and volatile main memory No. of injected errors for each program: 10.000								
Johan Karlsson		Ι	FIP WG 10.4, J	uly 3, 2011			21	







